


Problem 1: [10 points] 10

Using a Moore machine with D Flip-Flops, design a sequence detector that would output a Z=1 only after detecting the sequence 1001 on its single input X. Call the states S0, S1 etc. (use don't cares for illegal states and use simplest state assignment)

A. Draw the state diagram in the space below. [7 points]



B. Fill as much as needed in the corresponding state and transition tables shown below.

S	X		Z
	0	1	
S0	S0	S1	0
S1	S0	S2	0
S2	S3	S2	0
S3	S4	S1	0
S4	S0	S2	1
S5	S0	S2	1
	S*		

Q1Q2Q3	X		Z
	0	1	
000	000	001	0
001	000	010	0
010	011	010	0
011	100	001	0
100	000	101	0
101	000	010	1
110	000	010	1
	D1, D2, D3		

C. The excitation equations are given by: [3 points]

Q3X	Q1Q2			
	00	01	11	10
00	0	0	d	0
01	0	0	d	1
11	0	0	d	0
10	0	1	d	0

$$D1 = \frac{Q_1 Q_3' X}{+ Q_2 Q_3 X'}$$

Q3X	Q1Q2			
	00	01	11	10
00	0	1	d	0
01	0	1	d	0
11	1	0	d	1
10	0	0	d	0

$$D2 = \frac{Q_2' Q_3 X}{+ Q_2 Q_3'}$$

Q3X	Q1Q2			
	00	01	11	10
00	0	1	d	0
01	1	0	d	1
11	0	1	d	0
10	0	0	d	0

$$D3 = \frac{Q_2' Q_3' X}{+ Q_2 Q_3 X + Q_2 Q_3'}$$

Problem 2: [10 points]

Consider the function: $F = \Sigma_{A,B,C,D}(0, 2, 3, 5, 7, 8, 10, 11, 14, 15)$

a) What are the prime implicants of F? [2 points]

~~$AC, CD, B'C, A'BD, B'C'D, A'B'D, A'B'D$~~

b) What are the essential prime implicants of F? [2 points]

~~$AC, CD, B'C, A'BD, B'D'$~~

c) What is a minimum SOP expression for F? [3 points]

~~$AC + CD + B'C + A'BD + B'D'$~~

d) What is a minimum POS expression for F? [3 points]

~~$(B'+C+D) \cdot (A'+C+D) \cdot (B+C+D) \cdot (A+B'+D)$~~
 ~~$(A'+B'+C)$~~

ess. we look at (1) if its neighbors can go all together then it's ess.


prime

	AB			
CD	00	01	11	10
00	1	0	1	1
01	1	1	0	0
11	1	1	1	1
10	1	0	1	1


Problem 3: [10 points]

Consider the Boolean function $F = \Sigma_{A,B,C,D}(1, 3, 4, 11, 12, 13, 14, 15)$.

a) Implement F using a 4-input multiplexer and external gates. Connect A and B to the select lines. [5 points]



b) Implement F using two 3-to-8 decoders with enables, an inverter and OR gates with maximum inputs of 4. [5 points]







Problem 4: [10 points] 10

Design an Excess-3 to BCD code converter that gives output code of don't-cares for all invalid input combinations. Complete the table to include for every integer the corresponding BCD code representation.

EXCESS-3				BCD			
b ₃	b ₂	b ₁	b ₀	g ₃	g ₂	g ₁	g ₀
0	0	0	0				
0	0	0	1				
0	0	1	0				
0	0	1	1				
0	1	0	0				
0	1	0	1				
0	1	1	0				
0	1	1	1				
1	0	0	0				
1	0	0	1				
1	0	1	0				
1	0	1	1				
1	1	0	0				
1	1	0	1				
1	1	1	0				
1	1	1	1				


We want to design a circuit that performs the above conversion. Write the expressions of g₃, g₂, g₁, and g₀ in terms of b₃, b₂, b₁ and b₀.

g₃ = ~~b₃b₂ + b₃b₁b₀~~
 g₂ = ~~b₃b₁~~ + ~~b₃~~ b₂'b₀' + b₂b₁b₀ ✓
 g₁ = ~~b₁b₀ + b₁b₀' = b₁ ⊕ b₀~~
 g₀ = ~~b₀'~~



Problem 5: [10 points]

A sequential circuit has 2 flip-flops A and B, one input X and one output Y. Its state diagram is shown below. Design the circuit using D flip-flops and draw the corresponding logic diagram.



Q_A	Q_B	X		Y
		0	1	
0	0	01	00	0
0	1	01	10	0
1	0	10	00	0
1	1	10	11	1

Q_A^+, Q_B^+
 D_A, D_B

Q_A, Q_B

X	0	1	0	1
0	0	0	1	1
1	0	1	0	1


Q_A, Q_B

X	0	1	0	1
0	1	1	1	1
1	0	0	0	0

$D_A = Q_A Q_B' + Q_A X' + Q_A' Q_B X$ ✓


$D_B = X'$ ✓

$Y = Q_A' Q_B$ ✓



Problem 6: [10 points]

We would like to analyze the following clocked synchronous state machine.



A. Write the next state equations for A and B, and output Y. [4 points]


$A^* = \cancel{X}A + B\cancel{X} \text{ or } X(A+B) \checkmark$ $Y = \cancel{X}'(A+B) \checkmark$
 $B^* = \cancel{X}A' \checkmark$

B. Complete the excitation/transition table, and the state table (use the following state names A = 00, B = 01, C = 11, D = 10) [4 points]

AB	X	
	0	1
00	00,0	01,0
01	00,1	11,0
11	00,1	10,0
10	00,1	10,0
	A*B*, Y	

S	X	
	0	1
A	A,0	B,0
B	A,1	C,0
C	A,1	D,0
D	A,1	D,0
	S*, Y	



C. Draw the state diagram. [2 points]



Problem 7 [10 points]

Consider the following Master-Slave JK flip-flop built using SR latches. The S input in the SR latches corresponds to a SET, the R input corresponds to a RESET, and the C input corresponds to ENABLE.

- (a) Complete the timing diagram below. [8 points]
- (b) Do you see a potential problem in this JK flip-flop? [2 points]



Problem 8: [10 points] 8

An *MN* flip-flop has four operations: clear to 0, no change, toggle, and set to 1, when inputs *M* and *N* are 00, 01, 10, and 11, respectively.

a) Determine the characteristic equation of an *MN* flip-flop. [2 points]

M	N	Q	Q ⁿ
0	0	0	0
0	1	0	1
1	0	1	0
1	1	1	1

$Q = MQ' + NQ$ ✓
 (Handwritten derivation notes: $Q = MQ' + NQ$ with a circled asterisk and checkmark)

b) Design an *MN* flip-flop using a T flip-flop with enable and extra logic gates. [4 points]


M	N
0	0
0	1
1	0
1	1

$Q = MQ' + NQ$ ✓
 (Handwritten truth table and circuit diagram showing an AND gate with inputs M and N connected to the T input of a T flip-flop. The flip-flop also has an EN (enable) input and Q, Qⁿ outputs.)

c) Design a *JK* flip-flop using an *MN* flip-flop and extra logic gates. [4 points]

$$Q = JQ' + K'Q \quad Q = MQ' + NQ$$

$$\Rightarrow N = K'$$



Truth table for JK flip-flop:

J	K	Q	Q ⁿ
0	0	0	0
0	1	0	1
1	0	1	0
1	1	1	1


Handwritten notes: "Then $Q = JQ' + K'Q$ " and "JK Law".

Problem 9: [10 points]

5

Design a 4-bit Johnson counter using D flip-flops.

Answer:





put the table below

Problem 10: [10 points]




In this problem, we want to design a 3-bit counter using a shift register.

- a) Assume the shift register below initially stores $Q_3Q_2Q_1=001$. Modify the shift register by adding extra logic gates so that it implements the state diagram shown on the right. (Hint: write next-state equations for Q_3, Q_2, Q_1).



Solution:




Q_3	Q_2	Q_1	Q_3^*	Q_2^*	Q_1^*
0	0	1	0	1	0
0	1	0	1	0	0
1	0	0	1	0	0
0	1	1	1	1	0
1	1	0	1	0	1
1	1	1	0	0	1
1	0	1	0	0	1




- b) Modify your design in part (a) to include the 000 state.

Solution:


Q_3	Q_2	Q_1	Q_3^*	Q_2^*	Q_1^*
0	0	0	0	1	0
0	0	1	0	1	0
0	1	0	1	0	0
0	1	1	1	0	0
1	0	0	1	0	0
1	0	1	1	0	0
1	1	0	1	1	0
1	1	1	0	0	1



$D_3 = Q_2$



$D_1 = Q_3 + Q_2'Q_1'$



- c) The counter you designed in part (b) is shown below as a black box that produces the sequence 000, 001, 010, 100, 011, 110, 111, 101 and then repeats. Describe what you would add to your counter so that it produces the sequence 000, 001, 010, 011, 100, 101, 110, 111 and then repeats.

